DS-02-017

February 5, 2004

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

| Serial No. 10/615,124 07/08/03

Horst Knoedgen

NATURAL ANALOG OR MULTILEVEL TRANSISTOR DRAM-CELL

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on February (7, 2004.

Stephen B. Ackerman, Reg.# 37761

- U.S. Patent 4,694,341 to Soneda et al., "Sample-and-hold Circuit," discusses a sample-and-hold circuit adapted for a video signal or the like having a blanking period per predetermined cycle.
- U.S. Patent 5,500,522 to Eshraghian et al., "Gallium Arsenide MESFET Imager," discusses a photoresponsive device based on Gallium Arsenide (GaAs) Integrated Circuit (IC) MESFET technology.

International Patent Application WO 86/07488 to Buchele, "Fast-in-slow-out (FISO) Sampling Systems," discusses a fast-in, slow-out sampling system that operates at a very high sampling frequency at high accuracy.

European Patent Application 0 442 335 A1 to Uemura et al., "Semiconductor Memory Device Including Nonvolatile Memory Cells, Enhancement Type Load Transistors, and Peripheral Circuits Having Enhancement Type Transistors," discloses a semiconductor memory devoie including nonolatile memory cell transistors.

U.S. Patent Application Publication US 2002/0167845 A1 to Jain, "Reducing Leakage Current in Memory Cells," discloses a memory cell having first and second access transistors coupled to a storage transistor.

DS-02-017

- U.S. Patent Application Publication US 2003/0090948 A1 to Kanno et al., "Semiconductor Device Having Memory Cells Coupled to Read and Write Data Lines," discloses a technique for mounting a large-capacity memory and a logic circuit on the same chip.
- U.S. Patent 3,760,380 to Hoffman et al., "Silicon Gate Complementary MOS Dynamic RAM," discusses monolithic integrated circuit dynamic random access memory (RAM) systems using enhancement mode field effect transistors.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

Form PTO-	449)							Doctor Humber (Cpecner)		Appression Human		
	RMA	\TI(ИС	DI	SC	LO	SURE C	HOITATION	DS-02-017		10/6/5/	124	
9 2004 EINFORMATION DISCLOSURE CITATION IN AN APPLICATION									Horst Knoedgen				
(Use several shoots if necessary)							(אדנני		FHng Date (07 / 08/	03	aroup an Unn		-
ARK OFF	,					-,-		U. S. PATE	NT DOCUMENTS		•	·	
RANIMER	00	DOCOMENT HOMBER					DATE		HALL	CLASS	MRCLAR	ለሁኑ የ ሌዮ፥ በ	D DA
	4	6	94	2	4	110	115/87	Sonedo	3 + 01.	358	160	2/4/	8
		50		T		5 1 1	3/19/96		hian et al.	250		4/15	-/9
							, .	1. 00	t 1			4/13	'_ ·
	3	4	0	ב כ	ğ	0	1/18/73	Hottma	n et al.	340	173R	6/21	72
·:	-	$\vdash \vdash$	+	-	-	_	·						
			1	_		1	., ., .			<u> </u>			
									· 				
,									·				
		\sqcap		-					<u></u>				
	-	H	╁	+	+	┝				1		 	
	<u> </u>	<u> </u> .		1_	<u> </u>			EODEICH DA	TENT DOCUMENTS	<u> </u>		<u> </u>	
	- m	CUMO	THE R	J1 11.1	nen		OUTE	····	YATHL	cuss	SUBCIASS	Yranst	ation
	-	7		Τ	T 1	-			A	0000		YES	
WO 8	6	4	27	4	8	81	218/86	Int'l Pa	Lent App.	G110	- 27/02	}	-
EP 04	4	2	33	5	A	18	12/91	Europea	- Patent App.	6110	16/04		
							•	•					
			-	1		_							Ť
		!_			ئــــــــــــــــــــــــــــــــــــــ			OTHER DOC	UMENTS (Induding Au	thor, Title.	Date, Pertiners	Pagos, Ele	- c.)
_		11	2	Ç)_4		+4.0		5 2003/00909				1
·		D	1	<u>ب</u> ۲		+			S.Class 365		<u> </u>	12/2:	<u> </u>
		لك	طد	۷-	بر (<u>a (</u>	3/	13/03, W	7	٠,		10-1-	<u>,</u>
_		W	Ş.	7	تم	Te	* H	pp. Kulo.	US 2002/016	1845	TAL to	1	<u>- 4</u>
		4	<u>مل</u>		2	4	- 4/1	14/02, W	S Class 365	/187	, Filed	5/1	4/_
EXAMPLER		<u> </u>							DATE CONCOERED				
									i .		,		